I reordered wires for the DAC, screenshot from the howto page:

And to eliminate imaging spurs, clock and data for DAC now is 122.88MHz (system and ADC clock still 61.44).
https://github.com/enthru/antminer_sdr/tree/main
Also fixed frequency inconsistency in server for hpsdr.